← back to search

Siddharth Garg

New York University · US
🔎 Find collaborators in Hardware and Architecture · Artificial Intelligence →
Search 5.9M scientists by topic, h-index, country & funding — free.
Area of research
Hardware and Architecture · Artificial Intelligence
Research interest
Research interests include Computer science, Embedded system, Artificial neural network, Backdoor, Pruning, and Reverse engineering.
h-index
citations
4,064
works
37
NIH funding
primary concept
email

Recent publications

VeriGen: A Large Language Model for Verilog Code Generation
ACM Transactions on Design Automation of Electronic Systems 2024cited by 164position: lastdoi
Evaluating LLMs for Hardware Design and Test
2024cited by 15position: middledoi
SZKP: A Scalable Accelerator Architecture for Zero-Knowledge Proofs
2024cited by 14position: lastdoi
Chip-Chat: Challenges and Opportunities in Conversational Hardware Design
2023cited by 177position: middledoi
Benchmarking Large Language Models for Automated Verilog RTL Code Generation
2023cited by 131position: lastdoi
Characterizing and Optimizing End-to-End Systems for Private Inference
2023cited by 13position: middledoi
Millimeter Wave Wireless Assisted Robot Navigation With Link State Classification
IEEE Open Journal of the Communications Society 2022cited by 20position: middledoi
Bulls-Eye: Active Few-Shot Learning Guided Logic Synthesis
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2022cited by 20position: lastdoi
Feature Compression for Rate Constrained Object Detection on the Edge
2022cited by 14position: middledoi
ASSURE: RTL Locking Against an Untrusted Foundry
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2021cited by 61position: middledoi
Fortifying RTL Locking Against Oracle-Less (Untrusted Foundry) and Oracle-Guided Attacks
2021cited by 29position: middledoi
NNoculation
2021cited by 15position: lastdoi
Poisoning the (Data) Well in ML-Based CAD: A Case Study of Hiding Lithographic Hotspots
2020cited by 29position: lastdoi
Is Register Transfer Level Locking Secure?
2020cited by 28position: middledoi
BadNets: Evaluating Backdooring Attacks on Deep Neural Networks
IEEE Access 2019cited by 1,130position: lastdoi
Fault-Tolerant Systolic Array Based Accelerators for Deep Neural Network Execution
IEEE Design and Test 2019cited by 91position: lastdoi
Building Robust Machine Learning Systems
2019cited by 32position: lastdoi
Fine-Pruning: Defending Against Backdooring Attacks on Deep Neural Networks
Lecture notes in computer science 2018cited by 915position: lastdoi
Analyzing and mitigating the impact of permanent faults on a systolic array based neural network accelerator
2018cited by 167position: lastdoi
Thundervolt
2018cited by 93position: lastdoi
ThUnderVolt: Enabling Aggressive Voltage Underscaling and Timing Error Resilience for Energy Efficient Deep Learning Accelerators
2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC) 2018cited by 75position: lastdoi
TaintHLS: High-Level Synthesis for Dynamic Information Flow Tracking
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2018cited by 38position: middledoi
TAO
2018cited by 35position: lastdoi
TAO: Techniques for Algorithm-Level Obfuscation during High-Level Synthesis
2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC) 2018cited by 31position: lastdoi
Securing Hardware Accelerators: A New Challenge for High-Level Synthesis
IEEE Embedded Systems Letters 2017cited by 86position: middledoi
Reverse engineering camouflaged sequential circuits without scan access
2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) 2017cited by 78position: middledoi
Seeded graph matching: Efficient algorithms and theoretical guarantees
2017cited by 40position: middledoi
Optimal checkpointing for secure intermittently-powered IoT devices
2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) 2017cited by 24position: middledoi
Verifiable ASICs
2016cited by 65position: middledoi
Computing in the Dark Silicon Era: Current Trends and Research Challenges
IEEE Design and Test 2016cited by 44position: lastdoi

Grants

No grants ingested yet.

Frequent collaborators

Ramesh Karri · New York University16 papers (2014–2024)Christian Pilato · Columbia University7 papers (2017–2021)Jeff Zhang · New York University6 papers (2018–2022)Muhammad Shafique · New York University6 papers (2014–2019)Brendan Dolan-Gavitt · New York University5 papers (2018–2024)Benjamin Tan · University of Calgary5 papers (2020–2024)Kang Liu · New York University5 papers (2018–2021)Francesco Regazzoni · Delft University of Technology4 papers (2017–2018)Hammond Pearce · New York University4 papers (2023–2024)Zahra Ghodsi · New York University3 papers (2017–2018) · 3 papers (2015–2015)Elza Erkip · New York University3 papers (2017–2022)Animesh Basak Chowdhury · New York University3 papers (2021–2022)Jason Blocklove · New York University2 papers (2023–2024)Akshaj Kumar Veldanda · New York University2 papers (2021–2022)Tianyu Gu · New York University2 papers (2018–2019) · 2 papers (2018–2018) · 2 papers (2015–2015)Shailja Thakur · New York University2 papers (2023–2024)Mohamed El Massad · New York University2 papers (2015–2017)
Looking for a research collaborator?
Search millions of scientists by field, institution, impact, and funding status — see their work, find their email, and reach out directly.
Find collaborators in Hardware and Architecture · Artificial Intelligence →